

# *Application Manual*

Real Time Clock Module

**RX8130 CE**

## NOTICE

- This material is subject to change without notice.
- Any part of this material may not be reproduced or duplicated in any form or any means without the written permission of Seiko Epson.
- The information about applied circuitry, software, usage, etc. written in this material is intended for reference only. Seiko Epson does not assume any liability for the occurrence of infringing on any patent or copyright of a third party. This material does not authorize the licensing for any patent or intellectual copyrights.
- When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- You are requested not to use the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes. You are also requested that you would not make the products available to any third party who may use the products for such prohibited purposes.
- These products are intended for general use in electronic equipment. When using them in specific applications that require extremely high reliability, such as the applications stated below, you must obtain permission from Seiko Epson in advance.
  - / Space equipment (artificial satellites, rockets, etc.) / Transportation vehicles and related (automobiles, aircraft, trains, vessels, etc.) / Medical instruments to sustain life / Submarine transmitters / Power stations and related / Fire work equipment and security equipment / traffic control equipment / and others requiring equivalent reliability.
- All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective.

# ETM50E Revision History

Rev No.	Date	Page	Description
ETM50E-01	--	--	
ETM50E-02	05.Oct.2015		Release
ETM50E-03	10.May.2016	1	Corrected a the block diagram.
		4	Add description to [3.2. Pin Functions].
		9	Corrected a [10.1. Characteristic for the fluctuation of the power supply ]
		13	Corrected a [7] Clock output function]
		27	Corrected a [14.7.2. Related register of Battery backup switchover function]
ETM50E-04	20.Sep.2016	3	Updated the Recommended soldering pattern
			Optimization of the text.
ETM50E-05	23.Jan.2018	2	Added terminal processing when output terminal is not used.
		3	Added typical value of external dimensions.
		3	Added recommended soldering pattern.
		6	Corrected Max. value of Hihgh- Level input voltage.
		8	Corrected reset delay time (at recovery form backup).
		9	Corrected access wait time.
		20	Changed 7) TSTP bit related table.
		21	Added timer circuit block diagram
		25	Added alarm circuit block diagram
		27	Added time update circuit block diagram
		30	Corrected table operation stages of voltage detection.
		36	Added comment to wait time.
		37	Added comments related to STOP bit in 3)The setting of the clock and calendar.
		42	Added address circulation table of auto increment function.

## Contents

1. Overview.....	1
2. Block Diagram .....	1
3. Terminal description .....	2
4. Examples of external connection .....	2
5. External Dimensions / Marking Layout.....	3
6. Absolute Maximum Ratings .....	4
7. Recommended Operating Conditions .....	4
8. Frequency Characteristics .....	4
9. Electrical Characteristics .....	5
10. Matters that demand special attention on use.....	9
11. Reference information .....	11
12. Application notes .....	12
13. Overview of Functions and Description of Registers.....	13
13.1. Overview of Functions .....	13
13.2. Register table .....	14
13.3. Description of registers.....	15
14. How to use.....	17
14.1. Clock calendar explanation .....	17
14.2. Fixed-cycle Timer Interrupt Function .....	18
14.3. Alarm Interrupt Function .....	23
14.4. Time Update Interrupt Function.....	26
14.5. Frequency stop detection function .....	28
14.6. FOUT function [clock output function] .....	28
14.7. Battery backup switchover function .....	28
14.8. Reset output function .....	33
14.9. Detection voltage setting .....	34
14.10. Digital offset function .....	34
14.11. Flow-chart.....	36
14.12. Reading/Writing Data via the I <sup>2</sup> C Bus Interface .....	40

Build-in backup battery charge control function  
SERIAL-INTERFACE REAL TIME CLOCK MODULE

# RX8130 CE

- Built in frequency adjusted 32.768 kHz crystal unit.
- Interface type : I<sup>2</sup>C-Bus interface (up to 400 kHz)
- Wide operating voltage range : 1.6 V to 5.5 V
- Wide timekeeper voltage range : 1.1 V to 5.5 V
- Auto power switching function : Switchover by main power supply monitor.
- Backup battery charge control function : For rechargeable lithium batteries.
- Low leak current : A leak current from a backup power supply pin. 5nA (Max.)
- Reset function : At low supply voltage, external reset signal is generated.
- Low voltage detection : supply voltage and backup voltage detection
- Time correction : digital offset function
- The various function include full calendar, alarm, timer, etc.


The I<sup>2</sup>C-Bus is a trademark of NXP Semiconductors.

## 1. Overview

This is a real-time clock module of the serial interface system that incorporates a 32.768 kHz crystal oscillator. The real-time clock function incorporates not only a calendar and clock counter for the year, month, day, day of the week, hour, minute, and second, but also a time alarm, interval timer, and time update interruption, among other features. By the backup battery charge control function and the interface power supply input pin, RX8130CE can support various power supply circuitries.

All of these many functions are implemented in a thin, compact ceramic package, which makes it suitable for various kinds of small electronic devices.

## 2. Block Diagram



### 3. Terminal description

#### 3.1. Terminal connections

RX8130CE	
1. VIO	10. VBAT
2. SCL	9. VOUT
3. SDA	8. VDD
4. FOUT	7. GND
5. /RST	6. /IRQ

#### 3.2. Pin Functions

Signal name	I/O	Function
SCL	Input	Serial clock input pin.
SDA	Bi-directional	Data input and output pin.
FOUT	Output	Frequency output pin with output control function. (CMOS) Output frequency can be selected as 32.768kHz, 1024Hz, 1Hz.
/ RST	Open-Drain Output	Even in the backup mode, this pin can operate. In case of VDD voltage drop detection, a reset signal is outputted. In case of VDD voltage rise detection, it releases the reset signal after 60ms.
/ IRQ	Open-Drain Output	Interrupt output by Alarm and Timer events.(N-ch open drain) This pin can output even a backup mode.
VDD	—	This is a power-supply pin for the internal logic.
VIO	—	This is a interface power supply pin. (There is an level shifter between VDD and VIO)
VOUT	—	Internal voltage output pin. Connect smoothing capacitor of 1.0uF
VBAT	—	This is a power supply pin for backup battery. This is a pin to connect a large-capacity capacitor, a secondary battery, and a primary battery. In a backup mode, the voltage is supplied inside by this pin.
GND	—	Connected to a ground.

Note: Connect a bypass capacitor rated at least 0.1uF between power supply pins and GND pin.

Note: Input pins are able to input up to 5.5V regardless of VIO applied voltage.

Note: Open drain pins are able to Pull-up to 5.5V regardless of VIO applied voltage.

Note: Use the FOUT, /RST, /IRQ terminals as OPEN when not in use.


### 4. Examples of external connection

#### 4.1. Examples of power supply connection

(1) Case of different I/F voltage and charge voltage


(2) Same I/F voltage and charge voltage  
(CHGEN=1, INIEN=1)

(3) Primary battery as backup  
(CHGEN=0)




## 5. External Dimensions / Marking Layout

### 5.1. External Dimensions



### 5.2. Marking Layout



## 6. Absolute Maximum Ratings

Item	Symbol	Condition	Rating	Unit
Supply voltage	V <sub>DD</sub>	—	−0.3 ~ +6.5	V
Internal voltage	V <sub>OUT</sub>	—	−0.3 ~ +6.5	V
Backup supply voltage	V <sub>BAT</sub>	—	−0.3 ~ +6.5	V
Interface supply voltage	V <sub>IO</sub>	—	−0.3 ~ +6.5	V
Input voltage 1	V <sub>IN1</sub>	SCL, SDA	−0.3 ~ +6.5	V
Output voltage 1	V <sub>OUT1</sub>	/RST, /IRQ, SDA	−0.3 ~ +6.5	V
Output voltage 2	V <sub>OUT2</sub>	F <sub>OUT</sub>	−0.3 ~ V <sub>IO</sub> +0.3	V
Storage temperature	T <sub>TSG</sub>	When stored separately, without packaging	−55 to +125	°C

## 7. Recommended Operating

\*Unless otherwise specified, GND = 0 V, Ta = −40 °C to +85 °C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Operating supply voltage	V <sub>DD</sub>	Normal operation mode (V <sub>DD</sub> )	1.25	3.0	5.5	V
Interface supply voltage	V <sub>IO</sub>	V <sub>DD</sub> =V <sub>DET1</sub> ~ 5.5V The interface halts when V <sub>DD</sub> becomes less than V <sub>DET1</sub> .	1.6	3.0	5.5	V
Clock supply voltage	V <sub>CLK</sub>	Backup operation mode (V <sub>BAT</sub> )	1.1	3.0	5.5	V
Operating temperature	T <sub>use</sub>	No condensation	−40	+25	+85	°C

\*Minimum value of Clock supply voltage V<sub>CLK</sub> is the timekeeping continuation lower limit value that initialized RX8130 in operating supply voltage V<sub>DD</sub>.

## 8. Frequency Characteristics

\*Unless otherwise specified, GND = 0 V, Ta = −40 °C to +85 °C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Output frequency	f <sub>o</sub>			32.768 (Typ.)		kHz
Frequency stability	Δ f / f	T <sub>a</sub> = +25 °C V <sub>DD</sub> = 3.0 V		5 ± 23		× 10 <sup>−6</sup>
Frequency/voltage characteristics	f / V	T <sub>a</sub> = +25 °C V <sub>DD</sub> = 1.1 V ~ 5.5 V	−2		+2	× 10 <sup>−6</sup> / V
Frequency/temperature characteristics	T <sub>op</sub>	T <sub>a</sub> = −20 °C ~ +70 °C V <sub>DD</sub> = 3.0 V ; +25 °C reference	−120		+10	× 10 <sup>−6</sup>
Oscillation start time	t <sub>str</sub>	V <sub>DD</sub> = 2.75 V ~ 5.5 V Internal X'tal oscillation start		0.19	1.0	s
Aging	f <sub>a</sub>	T <sub>a</sub> = +25 °C, V <sub>BAT</sub> = 3.0 V ; first year	−5		+5	× 10 <sup>−6</sup> / year

\*<sup>1</sup>) The monthly error is equal to 60 seconds. ( excluding offset )

## 9. Electrical Characteristics

### 9.1. DC characteristics

\*Unless otherwise specified, GND = 0 V , Ta = -40 °C to +85 °C

#### 9.1.1. DC characteristics ( 1 )

\*Unless otherwise specified, GND = 0 V , V<sub>BAT</sub>=V<sub>DD</sub> = 1.1 V ~ 5.5 V , V<sub>IO</sub>=1.6 V ~ 5.5 V , Ta = -40°C ~ +85°C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Current consumption in normal operation mode without FOUT (1)	I <sub>DD</sub>	SCL=SDA = "H" , FOUT=OFF, /IRQ=OFF, V <sub>DD</sub> =V <sub>IO</sub> =3.0V, -40 °C ~ +85 °C CHGEN=0b or V <sub>BAT</sub> ≥V <sub>DET3</sub>		1500	1600	nA
Current consumption in normal operation with FOUT (2)	I <sub>32k</sub>	SCL=SDA = "H" , FOUT=32.768kHz, /IRQ=OFF, V <sub>DD</sub> =V <sub>IO</sub> =3.0V, -40 °C ~ +85 °C FOUT pin CL=15pF CHGEN=0b or V <sub>BAT</sub> ≥V <sub>DET3</sub>		3.5	4.0	uA
Current consumption in backup mode(3)	I <sub>BAT</sub>	SCL=SDA = "L" , V <sub>BAT</sub> =3.0V ,V <sub>DD</sub> =V <sub>IO</sub> =0.0V, -40 °C ~ +85 °C		300	500	nA
Detector Threshold Voltage1 (rising edge of V <sub>DD</sub> )	+V <sub>DET11</sub>	2.75V setting Reset-releases	2.72	2.80	2.88	V
Detector Threshold Voltage1 (falling edge of V <sub>DD</sub> )	-V <sub>DET11</sub>	2.75V setting、Reset output	2.67	2.75	2.83	V
Detector Threshold Voltage2 (rising edge of V <sub>DD</sub> )	+V <sub>DET12</sub>	2.7V setting Reset-releases	2.67	2.75	2.83	V
Detector Threshold Voltage2 (falling edge of V <sub>DD</sub> )	-V <sub>DET12</sub>	2.7V setting , Reset output	2.62	2.70	2.78	V
Detector Threshold Voltage3 (rising edge of V <sub>DD</sub> )	+V <sub>DET2</sub>	Switching voltage from V <sub>BAT</sub> to V <sub>DD</sub>	1.25	1.35	1.45	V
Detector Threshold Voltage3 (falling edge of V <sub>DD</sub> )	-V <sub>DET2</sub>	Switching voltage from V <sub>DD</sub> to V <sub>BAT</sub>	1.20	1.30	1.40	V
Detector Threshold Voltage1 (rising edge of V <sub>BAT</sub> )	+V <sub>DET31</sub>	Charge stop voltage (full charge) BFVSEL=00b	2.94	3.02	3.10	V
Detector Threshold Voltage1 (falling edge of V <sub>BAT</sub> )	-V <sub>DET31</sub>	Recharge voltage. BFVSEL=00b	2.89	2.97	3.05	V
Detector Threshold Voltage2 (rising edge of V <sub>BAT</sub> )	+V <sub>DET30</sub>	Charge stop voltage (full charge) BFVSEL=10b	2.84	2.92	3.00	V
Detector Threshold Voltage2 (falling edge of V <sub>BAT</sub> )	-V <sub>DET30</sub>	Recharge voltage. BFVSEL=10b	2.79	2.87	2.95	V
Detector Threshold Voltage3 (rising edge of V <sub>BAT</sub> )	+V <sub>DET32</sub>	Charge stop voltage (full charge) BFVSEL=01b	3.00	3.08	3.16	V
Detector Threshold Voltage3 (falling edge of V <sub>BAT</sub> )	-V <sub>DET32</sub>	Recharge voltage. BFVSEL=01b	2.95	3.03	3.11	V
V <sub>BAT</sub> end voltage	-V <sub>DET4</sub>	Low V <sub>BAT</sub> detection Register flag VBLF = 1b	2.32	2.40	2.48	V
V <sub>DD</sub> -V <sub>OUT</sub> off-leak current	I <sub>SW1</sub>	V <sub>OUT</sub> =3.0V、V <sub>DD</sub> =0.0V			5.0	nA
V <sub>BAT</sub> -V <sub>OUT</sub> off-leak current	I <sub>SW2</sub>	V <sub>BAT</sub> =3.0V、V <sub>OUT</sub> =0.0V			5.0	nA

Item	Symbol	Condition		Min.	Typ.	Max.	Unit
Vout output voltage 1	V <sub>VOUT1</sub>	V <sub>DD</sub> =3.0V、I <sub>OUT</sub> =1mA			V <sub>DD</sub> -0.06		V
Vout output voltage 2	V <sub>VOUT2</sub>	V <sub>BAT</sub> =3.0V、I <sub>OUT</sub> =0.1mA			V <sub>BAT</sub> -0.02		V
High-level input voltage	V <sub>IH1</sub>	SCL, SDA		0.8 × V <sub>IO</sub>		5.5	V
Low-level input voltage	V <sub>IL</sub>	SCL, SDA		GND - 0.3		0.2 × V <sub>IO</sub>	V
High-level output voltage	V <sub>OH</sub>	F <sub>OUT</sub>	I <sub>OH</sub> =-1 mA	V <sub>IO</sub> -0.5		V <sub>IO</sub>	V
Low-level output voltage	V <sub>OL1</sub>	F <sub>OUT</sub>	I <sub>OL</sub> =1 mA	GND		GND+0.5	V
	V <sub>OL2</sub>	/RST, /IRQ	V <sub>IO</sub> =5 V, I <sub>OL</sub> =1 mA	GND		GND+0.25	V
	V <sub>OL3</sub>		V <sub>IO</sub> =3 V, I <sub>OL</sub> =1 mA	GND		GND+0.4	V
	V <sub>OL4</sub>	SDA	V <sub>IO</sub> ≥ 2 V, I <sub>OL</sub> =3 mA	GND		GND+0.4	V


## 9.2. AC characteristics

### 9.2.1. AC characteristics(1)

\*Unless otherwise specified, GND = 0 V , Vio= 1.6 V ~ 5.5 V , Ta = -40°C ~ +85°C

Item	Symbol	Standard-Mode (fsCL=100kHz)		Fast-Mode (fsCL=400kHz)		Unit
		Min.	Max.	Min.	Max.	
SCL clock frequency	fsCL		100		400	kHz
Start condition setup time	tsU;STA	4.7		0.6		μs
Start condition hold time	tHD;STA	4.0		0.6		μs
Data setup time	tsU;DAT	250		100		ns
Data hold time	tHD;DAT	0		0		ns
Stop condition setup time	tsU;STO	4.0		0.6		μs
Bus idle time between start condition and stop condition	tBUF	4.7		1.3		μs
Time when SCL = "L"	tLOW	4.7		1.3		μs
Time when SCL = "H"	tHIGH	4.0		0.6		μs
Rise time for SCL and SDA	tr		1.0		0.3	μs
Fall time for SCL and SDA	tf		0.3		0.3	μs
Allowable spike time on bus	tSP		50		50	ns

- Timing chart



Warning: When accessing this device, all communication from transmitting the start condition to transmitting the stop condition after access **should be completed within 0.95 seconds**.

If such communication requires **0.95 seconds** or longer, the I<sup>2</sup>C bus interface is reset by the internal bus timeout function.

When bus-time-out occur, SDA turns to Hi-Z input mode.

Note: During access to the time registers, the time counting is on hold! This means that up to 1 second can be "lost" in case of unsuccessful communication as mentioned above!

Please make sure to send I<sup>2</sup>C start condition before actual transmission of the RTCs slave address as otherwise the slave address appears to be shifted by 1 bit!

### 9.2.2. AC characteristics(2)


\*Unless otherwise specified, GND=0 V , Vio=1.6 V ~ 5.5 V , Ta= -40 °C ~ +85 °C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
FOUT symmetry	SYM	50% Vio Level	40		60	%

## 9.2.3. AC characteristics(3)

Item	symbol	Min	Typ	Max	unit
Reset internal delay time	$t_{DELAY}$		60		ms
Reset delay time (Initial power ON)	$t_{DELAYF}$		250 ( $t_{str}+t_{DELAY}$ )		ms


Timing chart



\*  $t_{str}$  is oscillation startup time.

Item	symbol	Min	Typ	Max	unit
Reset delay time (Recovery from Backup) $t_{int}+t_{DELAY}$	$t_{DELAYB}$	60		95	ms

Timing chart



\*  $t_{int}$  is an intermittence drive timing of a  $V_{DET2}$  detect circuit. Maximum value is 35ms.

## 10. Matters that demand special attention on use

### 10.1. Characteristic for the fluctuation of the power supply

\*This circuit is sensitive to power supply noise and supply voltage should be stabilized to avoid negative impact on the accuracy.


\* tR1 is needed for a proper power-on reset. If this power-on condition can not be kept, it is necessary to send a initialization routine to the RTC by software.

\*In case of repeated ON/OFF of the power supply within short term, it is possible that the power-on reset becomes unstable.

After power-OFF, keep  $VDD=VBAT=GND$  for more than 10 seconds for a proper power-on reset.

When it is impossible, please initialize the RTC by the software.

\* Before shifting to a backup operation, please transfer stop condition and finish communication as otherwise data might be lost or a time error of 1sec might occur.




\* It depends on register setting  
before a switching to backup


Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Power supply rise time	tR1	From GND to $VDD=+VDET11$	0.1	-	10	ms / V
access wait time (Initial power on)	tCL	After arrival to $VDD=+VDET11$	30	-	-	ms
Backup switchover start wait time	tCD	After the access end	0	-	-	ms
Power supply fall time	tF	From $VDD$ to $VDD=-VDET1x$	1	-	-	ms / V
Power supply rise time (Recovery from Backup)	tR2	Recovery to the operating voltage	1	-	-	ms / V
Access wait time (Recovery from Backup)	tCU	After arrival to $VDD=+VDET1x$	35	-	-	ms

## 10.2. Restrictions on Access Operations During Power-on Initialization and Recovery from Backup

- Because most of RTC registers are synchronized with the oscillation clock of the built-in crystal oscillator, the RTC does not work normally without the integrated oscillator having stabilized. Please initialize the RTC at the time the power supply voltage returns (VLF = 1) after the oscillation has stabilized (after oscillation start time  $t_{STA}$ ).  
If intending to access the RTC after the main supply voltage returns, please note following points:




- Recovery from Backup



## 11. Reference information

### 11.1. Reference Data

#### (1) Example of frequency and temperature characteristics



#### [ Finding the frequency stability ]

1. Frequency and temperature characteristics can be approximated using the following equations.

$$\Delta f_T = \alpha (\theta_T - \theta_X)^2$$

- $\Delta f_T$  : Frequency deviation in any temperature
- $\alpha [1/\text{°C}^2]$  : Coefficient of secondary temperature  
 $(-0.035 \pm 0.005) \times 10^{-6}/\text{°C}^2$
- $\theta_T [ \text{°C} ]$  : Ultimate temperature ( $+25 \pm 5 \text{ °C}$ )
- $\theta_X [ \text{°C} ]$  : Any temperature

2. To determine overall clock accuracy, add the frequency precision and voltage characteristics.

$$\Delta f/f = \Delta f/fo + \Delta f_T + \Delta f_v$$

- $\Delta f/f$  : Clock accuracy (stable frequency) in any temperature and voltage.
- $\Delta f/fo$  : Frequency precision
- $\Delta f_T$  : Frequency deviation in any temperature.
- $\Delta f_v$  : Frequency deviation in any voltage.

3. How to find the date difference

$$\text{Date Difference} = \Delta f/f \times 86400(\text{Sec})$$

\* For example:  $\Delta f/f = 11.574 \times 10^{-6}$  is an error of approximately 1 second/day.

## 12. Application notes

### 1) Notes on handling

This module uses a C-MOS IC to realize low power consumption. Carefully note the following cautions when handling.

#### (1) Static electricity

While this module has built-in circuitry designed to protect it against electrostatic discharge, the chip could still be damaged by a large discharge of static electricity. Containers used for packing and transport should be constructed of conductive materials. In addition, only soldering irons, measurement circuits, and other such devices which do not leak high voltage should be used with this module, which should also be grounded when such devices are being used.

#### (2) Noise

If a signal with excessive external noise is applied to the power supply or input pins, the device may malfunction or "latch up." In order to ensure stable operation, connect a filter capacitor (preferably ceramic) of greater than 0.1  $\mu$ F as close as possible to the power supply pins. Also, avoid placing any device that generates high level of electronic noise near this module.

#### (3) Voltage levels of input pins

When the voltage of out of the input voltage specifications range input into an input terminal constantly, a penetration electric current occurs. Thus, current consumption increases very much. This causes Latch-up, and there is the case that, as a result, a built-in IC is destroyed. Please use an input terminal according to input voltage specifications.

Furthermore, please input the V<sub>IO</sub> or GND most recent voltage as much as possible.

#### (4) Handling of unused pins

Disposal of unused input terminals. When an input terminal is open state, it causes increase of a consumption electric current and the behavior that are instability. Please fix an unused input terminal to the voltage that is near to V<sub>IO</sub> or GND.

### 2) Notes on packaging

#### (1) Soldering heat resistance.

If the temperature within the package exceeds +260 °C, the characteristics of the crystal oscillator will be degraded and it may be damaged. The reflow conditions within our reflow profile is recommended. Therefore, always check the mounting temperature and time before mounting this device. Also, check again if the mounting conditions are later changed.

#### (2) Mounting equipment

While this module can be used with general-purpose mounting equipment, the internal crystal oscillator may be damaged in some circumstances, depending on the equipment and conditions. Therefore, be sure to check this. In addition, if the mounting conditions are later changed, the same check should be performed again.

#### (3) Ultrasonic cleaning

Depending on the usage conditions, there is a possibility that the crystal oscillator will be damaged by resonance during ultrasonic cleaning. Since the conditions under which ultrasonic cleaning is carried out (the type of cleaner, power level, time, state of the inside of the cleaning vessel, etc.) vary widely, this device is not warranted against damage during ultrasonic cleaning.

#### (4) Mounting orientation

This device can be damaged if it is mounted in the wrong orientation. Always confirm the orientation of the device before mounting.

#### (5) Leakage between pins

Leakage between pins may occur if the power is turned on while the device has condensation or dirt on it. Make sure the device is dry and clean before supplying power to it.

#### (6) Installation of charged battery.

When a charged backup battery is installed by soldering, battery connection terminal of this device should connect to GND, beforehand.

## 13. Overview of Functions and Description of Registers

### Note:

The initialization of the register is necessary about the unused function.

### 13.1. Overview of Functions

#### 1) Clock functions

This function is used to set and read out second, minute, hour, day, month, year ( to the last two digits), and date data.

Any (two-digit) year that is a multiple of 4 is treated as a leap year and calculated automatically as such until the year 2099.

At the start of a I2C communication, the time and clock counting stops (which causes loss of time), and clock starts automatically again at the end of the I2C communication.

#### 2) Fixed-cycle Timer Interrupt function

The fixed-cycle timer interrupt function generates an interrupt event periodically at any fixed cycle set between 244.14  $\mu$ s and 65535 hours.

When an interrupt event is generated, the /IRQ pin goes to low level ("L") and "1" is set to the TF bit to report that an event has occurred.

#### 3) Long-Timer function

It is able to use fixed cycle timer interrupt function as Long-Timer or usage counter.

This function measures the operation time on the main power supply and the operation time on the backup power supply and can automatically sum them up.

#### 4) Alarm interrupt function

The alarm interrupt function generates interrupt events for alarm settings such as date, day, hour, and minute settings. When an interrupt event occurs, the AF bit value is set to "1" and the /IRQ pin goes to low level to indicate that an event has occurred.

#### 5) Time Update Interrupt Function

The time update interrupt function generates interrupt in one-second or one-minute intervals which are synchronized to the update of the second or minute time register of the RTC. When an interrupt event is generated, the /IRQ pin goes to low level ("L") and "1" is set to the UF bit to report that an event has occurred.

#### 6) Frequency stop detection function

This flag bit indicates the retained status of clock operations or internal data. Its value changes from "0" to "1" when data loss might have occurred due to a low supply voltage.

#### 7) Clock output function

A clock with the same frequency (32.768 kHz) as the built-in crystal resonator can be output from the FOUT pin. Output could also be 1Hz, or 1024Hz.

#### 8) User RAM

RAM register is read/write accessible for any data.

#### 9) Digital offset function

The clock precision can be increased by adding a time offset.

## 13.2. Register table

## 13.2.1. Register table

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
10	SEC	○	40	20	10	8	4	2	1
11	MIN	○	40	20	10	8	4	2	1
12	HOUR	○	○	20	10	8	4	2	1
13	WEEK	○	6	5	4	3	2	1	0
14	DAY	○	○	20	10	8	4	2	1
15	MONTH	○	○	○	10	8	4	2	1
16	YEAR	80	40	20	10	8	4	2	1
17	MIN Alarm	AE	40	20	10	8	4	2	1
18	HOUR Alarm	AE	•	20	10	8	4	2	1
19	WEEK Alarm	AE	6	5	4	3	2	1	0
	DAY Alarm		•	20	10	8	4	2	1
1A	Timer Counter 0	128	64	32	16	8	4	2	1
1B	Timer Counter 1	32768	16384	8192	4096	2048	1024	512	256
1C	Extension Register	FSEL1	FSEL0	USEL	TE	WADA	TSEL2	TSEL1	TSEL0
1D	Flag Register	VBLF	○	UF	TF	AF	RSF	VLF	VBFF
1E	Control Register0	<u>TEST</u>	STOP	UIE	TIE	AIE	TSTP	TBKON	TBKE
1F	Control Register1	SMP TSEL1	SMP TSEL0	CHG EN	INIEN	○ RS VSEL	BF VSEL1	BF VSEL0	

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
20   23	RAM	User Register 32 bit ( 4 word x 8 bit )							

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
30	Digital offset	DTE	L7	L6	L5	L4	L3	L2	L1

- \*1. After the initial power-up (from 0 V) or in case the VLF bit returns "1", make sure to initialize all registers, before using the RTC.  
Be sure to avoid entering incorrect date and time data, as clock operations are not guaranteed when the data or time data is incorrect.
- \*2. The TEST bit is used by the manufacturer for testing. Be sure to set "0" for this bit when writing. \* Be sure to write "0" by initializing before using the clock module. Afterward, be sure to set "0" when writing
- \*3. Any bit marked with "○" should be used with a value of "0" after initialization
- \*4. Any bit marked with "•" is a RAM bit that can be used to read or write any data.
- \*5. User Register is a free register which can be used as user RAM.
- \*6. The above table shows only the user registers. Due to functional reasons, RTC has different registers not mentioned above table which are programmed by the manufacturer. Please make sure to only access above mentioned user registers.

### 13.2.2. Register initial value , and Read/Write operation table

【 0: Write impossible, Read value "0" Fix ]  
 【 X: Undefined (Initialization by register writing is needed) ]  
 【 0: Reset state ]  
 【 1: Set state ]

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
10	SEC	0	X	X	X	X	X	X	X
11	MIN	0	X	X	X	X	X	X	X
12	HOUR	0	0	X	X	X	X	X	X
13	WEEK	0	X	X	X	X	X	X	X
14	DAY	0	0	X	X	X	X	X	X
15	MONTH	0	0	0	X	X	X	X	X
16	YEAR	X	X	X	X	X	X	X	X
17	MIN Alarm	X	X	X	X	X	X	X	X
18	HOUR Alarm	X	X	X	X	X	X	X	X
19	WEEK Alarm	X	X	X	X	X	X	X	X
	DAY Alarm	X	X	X	X	X	X	X	X
1A	Timer Counter 0	X	X	X	X	X	X	X	X
1B	Timer Counter 1	X	X	X	X	X	X	X	X
1C	Extension Register	0	0	0	0	0	1	0	0
1D	Flag Register	0	0	0	0	0	1	1	0
1E	Control Register0	0	0	0	0	0	0	0	0
1F	Control Register1	0	0	0	0	0	0	0	0

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
20-23	RAM	X	X	X	X	X	X	X	X

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
30	Digital offset	0	0	0	0	0	0	0	0

### 13.3. Description of registers

#### 13.3.1. Clock and calendar counter ( 10[h] ~ 16[h] )

This is counter registers from a second to a year.

\* Please refer to [14.1 Clock calendar explanation] for details.

#### 13.3.2. RAM registers ( 20[h] ~ 23[h] )

This RAM register is read/write accessible for any data in the range from 00 h to FF h.

#### 13.3.3. Alarm registers ( 17[h] ~ 19[h] )

The alarm interrupt function is used, along with the AE, AF, and WADA bits, to set alarms for specified date, day, hour, and minute values.

\* Please refer to [14.3. Alarm Interrupt Function] for the details.

#### 13.3.4. Timer setting and Timer counter register ( 1A[h] ~ 1E[h] )

This register is used to set the default (preset) value for the counter.

To use the fixed-cycle timer interrupt function, TE, TF, TIE, TSEL2, TSEL1, TSEL0, TBKON, TBKE bits are set and used. When the fixed-cycle timer interrupt function is not being used, the fixed-cycle timer control register can be used as a RAM register. In such cases, stop the fixed-cycle timer function by writing "0" to the TE and TIE bits. \* Please refer to [14.2. Fixed-cycle Timer Interrupt Function] for the details.

## 13.3.5. Function-related register 1 ( 1C[h] ~ 1E[h] )

## 1) FSEL1, FSEL0 bit

A combination of the FSEL1 and FSEL0 bits are used to select the frequency to be output. The choice is possible by a combining FSEL-bits and CE/FOE-pin, select the frequency of clock output or inhibit the clock output. \* Please refer to [14.6. FOUT Function] for the details.

## 2) USEL, UF, UIE bit

This bit is used to specify either "second update" or "minute update" as the update generation timing of the time update interrupt function.  
\* Please refer to [14.4. Update interrupt function] for the details.

## 3) TE, TF, TIE, TSEL2, TSEL1, TSEL0, TSTP, TBKON, TBKE bit

These bits are used to control operation of the fixed-cycle timer interrupt function.

## 4) WADA, AF, AIE bit

These bits are used to control operation of the alarm interrupt function.

5) TEST bit

These bits are the manufacturer's test bit. Always leave this bit value as "0" ..

## 6) VLF bit

This flag bit indicates the retained status of clock operations or internal data. Its value changes from "0" to "1" when data loss occurs, such as due to a supply voltage drop.

\* Please refer to [14.5. Frequency stop detection function] for the details.

## 7) STOP bit

This bit is to stop a timekeeping operation. In the case of "STOP bit = 1":

\* 1) All the update of timekeeping and the calendar operation stops.

With it, an update interrupt event does not occur at an alarm interrupt and the time.

\* 2) The part of the fixed-cycle timer interrupt function stops.

A count stops the source clock setting of the timer in case of "64Hz, 1Hz, 1min, 1h".

\* 3) Note 3: The effect of STOP bit to FOUT functions.

When STOP = "1", 32768Hz and 1024Hz output is possible. But 1Hz output is disabled.

\* 4) Switchover function cannot work in order that the VDD voltage drop detection stops even if a main power supply falls.

## 8) RSF bit

This flag bit holds the result of detecting the reset voltage.

## 13.3.6. Function-related register 2 ( 1F[h] )

## 1) SMPTSEL1,SMPTSEL0 bit

Operation time setting of a voltage detector circuit for each power supply pin.

\* Please refer to [14.7. Battery Backup switchover function] for the details.

## 2) CHGEN bit

Setting of backup battery charge control (ON/OFF).

## 3) INIEN bit

Setting of a power switchover function (ON/OFF).

## 4) RSVSEL bit

Setting of voltage detection level of a VDD pin.

## 5) BFVSEL1,BFVSEL0 bit

Setting of the full charge detection voltage of a backup battery.

## 13.3.7. Digital offset register ( 30[h] )

## 1) DTE bit

Setting of a Digital offset function (ON/OFF).

\* Please refer to [14.10. Digital offset function] for the details.

## 2) L7 ~ L1 bit

Setting of a Digital offset value.

## 14. How to use

### 14.1. Clock calendar explanation

At the time of a communication start, the Clock & Calendar data are fixed (hold the carry operation), and it is automatically revised at the time of the communication end. Therefore it recommends that the access to a clock calendar has continuous access by the auto increment function.

Setting example: Sun, 29-Feb-88 17:39:45 (leap year)

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
10	SEC	0	1	0	0	0	1	0	1
11	MIN	0	0	1	1	1	0	0	1
12	HOUR	0	0	0	1	0	1	1	1
13	WEEK	0	0	0	0	0	0	0	1
14	DAY	0	0	1	0	1	0	0	1
15	MONTH	0	0	0	0	0	0	1	0
16	YEAR	1	0	0	0	1	0	0	0

\* Note with caution that writing non-existent time data may interfere with normal operation of the clock counter.

#### 14.1.1. Clock counter

##### 1) [ SEC ] [ MIN ] register

These registers are 60-base BCD counters. These registers are incremented at the timing when carry is generated from a lower register. At the timing when the lower register changes from 59 to 00, carry is generated to the higher register and thus incremented.

When writing is performed to [SEC] register, Internal-count-down-chain less than one second (512Hz ~ 1 Hz) is cleared to 0.

##### 2) [ HOUR ] register

This register is a 24-base BCD counter (24 hour format). These registers are incremented at the timing when carry is generated from a lower register.

#### 14.1.2. Week counter

The day (of the week) is indicated by 7 bits, bit 0 to bit 6.

The day data values are counted as: Day 01h → Day 02h → Day 04h → Day 08h → Day 10h → Day 20h → Day 40h → Day 01h → Day 02h, etc.

It is incremented when carry is generated from the HOUR register. This register does not generate carry to a higher register. Since this register is not connected with the YEAR, MONTH and DAY registers, it needs to be set again with the matching day of the week if any of the YEAR, MONTH or DAY registers have been changed.

The setting example of the week register value.

Day	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Data [h]
Sunday	0	0	0	0	0	0	0	1	01 h
Monday	0	0	0	0	0	0	1	0	02 h
Tuesday	0	0	0	0	0	1	0	0	04 h
Wednesday	0	0	0	0	1	0	0	0	08 h
Thursday	0	0	0	1	0	0	0	0	10 h
Friday	0	0	1	0	0	0	0	0	20 h
Saturday	0	1	0	0	0	0	0	0	40 h

\* Do not set "1" to more than one day at the same time.

#### 14.1.3. Calendar counter

##### 1) [ DAY ], [ MONTH ] register

The DAY register is a variable (between 28-base and 31-base) BCD counter that is influenced by the month and the leap year. The MONTH register is 12-base BCD counter. when carry is generated from a lower register.

		Jan.	Feb.	Mar	Apr.	May	June	July	Aug.	Sep.	Oct.	Nov.	Dec.
Days	Normal year	31	28	31	30	31	30	31	31	30	31	30	31
	Leap year		29										

##### 2) [ YEAR ] register

This register is a BCD counter for years 00 to 99.

The leap year is automatically determined, which reflects in the DAY register.

## 14.2. Fixed-cycle Timer Interrupt Function

The fixed-cycle timer interrupt function generates an interrupt event periodically at any fixed cycle set between 244.14  $\mu$ s and 65535 hours. This function can stop at one time and is available as a accumulative timer.

After the interrupt occurs, the /IRQ status is automatically cleared .

### 14.2.2. Related registers for function of fixed-cycle timer interrupt function

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1A	Timer Counter 0	128	64	32	16	8	4	2	1
1B	Timer Counter 1	32768	16384	8192	4096	2048	1024	512	256
1C	Extension Register	FSEL1	FSEL0	USEL	TE	WADA	TSEL2	TSEL1	TSEL0
1D	Flag Register	VBLF	○	UF	TF	AF	RSF	VLF	VBFF
1E	Control Register0	<u>TEST</u>	STOP	UIE	TIE	AIE	TSTP	TBKON	TBKE

\* Before entering operation settings, we recommend first clearing the TE bit to "0".

\* When the fixed-cycle timer function is not being used, the fixed-cycle Timer Counter0,1 register can be used as a RAM register. In such cases, stop the fixed-cycle timer function by writing "0" to the TE and TIE bits.

#### 1) Down counter for fixed-cycle timer ( Timer Counter 1, 0 )

This register is used to set the default (preset) value for the counter. Any count value from 1 (0001 h) to 65535 (FFFFh) can be set.

Be sure to write "0" to the TE bit before writing the preset value.

\* When TE=0, read out data of timer counter is default (Preset) value. And when TE=1, read out data of timer counter is just counting value. But, when access to timer counter data, counting value is not held. Therefore, for example, perform twice read access to obtain right data, and a way to adopt the case that two data accorded is necessary.

#### 2) TSEL2, TSEL1, TSEL0 bit

The combination of these three bits is used to set the countdown period (source clock) for this function.

TSEL2 ( bit 2 )	TSEL1 ( bit 1 )	TSEL0 ( bit 0 )	Source clock	Auto reset time tRTN (min)
0	0	0	4096 Hz /Once per 244.14 $\mu$ s	122 $\mu$ s
0	0		64 Hz /Once per 15.625 ms	7.57 ms
0	1	0	1 Hz /Once per second	7.57 ms
0	1	1	1/60 Hz /Once per minute	7.57 ms
1	0	0	1/3600 Hz /Once per hour	7.57 ms


\*1) The /IRQ pin's auto reset time (tRTN) varies as shown above according to the source clock setting.

\*2) The first countdown shortens than a source clock.


When selected 4,096Hz / 64Hz / 1Hz as a source clock, one period of error occurs at the maximum.

When selected 1/60Hz / 1/3600Hz as a source clock, 1Hz of error occurs at the maximum.

The example of the error of the first countdown: A value to preset is 0004h



Inside counter block diagram



\* The resolution of the count value depends on the source clock

### 3) TE bit ( Timer Enable )

When TE bit is "0", the default (preset) can be checked by reading this register.

TE	Data	Description
Write	0	Stops fixed-cycle timer interrupt function. * Clearing this bit to zero does not enable the /IRQ low output status to be cleared (to Hi-z).
	1	Starts fixed-cycle timer interrupt function. * The countdown that starts when the TE bit value changes from "0" to "1" always begins from the preset value.

### 4) TF bit ( Timer Flag )

This is a flag bit that retains the result when a fixed-cycle timer interrupt event is detected.

TF	Data	Description
Write	0	The TF bit is cleared to zero to prepare for the next status detection * Clearing this bit to zero does not enable the /IRQ low output status to be cleared (to Hi-z).
	1	Invalid (writing a 1 will be ignored)!
Read	0	-
	1	Fixed-cycle timer interrupt events are detected. (Result is retained until this bit is cleared to zero.)

### 5) TIE bit ( Timer Interrupt Enable )

This bit is used to control output of interrupt signals from the /IRQ pin when a fixed-cycle timer interrupt event has occurred.

TIE	Data	Description
Write	0	1) When a fixed-cycle timer interrupt event occurs, an interrupt signal is not generated. 2) When a fixed-cycle timer interrupt event occurs, the interrupt signal is canceled (/IRQ status changes from low to Hi-z).
	1	When a fixed-cycle timer interrupt event occurs, an interrupt signal is generated (/IRQ status changes from Hi-z to low).

### 6) TBKON, TBKE bit

This function selects the operation time with the main power supply or the operation time with the backup power supply. The count value is added.

operation	TBKE	TBKON	Description
Write	0	X	This setting counts normal mode and backup mode.
	1	0	This setting counts it at time of normal mode(VDD operation)
		1	This setting counts it at time of backup mode (VBAT operation)


## 7) TSTP bit ( Timer Stop )

This bit is used to stop fixed-cycle timer count down.

TE	STOP	TBKE	TSTP	Description
1	0	0	0	Writing a "0" to this bit cancels stop status (restarts timer count down). *The reopening value of the countdown is a stopping value
			1	Count stops.
	1	1	X	Setting of TSTP value becomes invalid, and the count does not stop even if set it in TSTP="1".
		X	X	The count stops at the time of the setting of 64Hz, 1Hz, 1/60Hz, 1/3600Hz.
0	X	X	X	It doesn't start counting

## 14.2.3. Fixed-cycle timer start timing

Counting down of the fixed-cycle timer value starts at the rising edge of the SCL (ACK output) signal that occurs when the TE value is changed from "0" to "1".





#### 14.2.4. Fixed-cycle timer interrupt interval (example)

The combination of the source clock settings and fixed-cycle timer countdown setting sets interrupt interval, as shown in the following examples.

Timer Counter setting 1 ~ 65535	Source clock				
	4096 Hz TSEL2 = 0 TSEL1, 0 = 0, 0	64 Hz TSEL2 = 0 TSEL1, 0 = 0, 1	1 Hz TSEL2 = 0 TSEL1, 0 = 1, 0	1 / 60 Hz TSEL2 = 0 TSEL1, 0 = 1, 1	1 / 3600 Hz TSEL2 = 1 TSEL1, 0 = 0, 0
0	–	–	–	–	–
1	244.14 $\mu$ s	15.625 ms	1 s	1 min	1 h
:	:	:	:	:	:
410	100.10 ms	6.406 s	410 s	410 min	410 h
:	:	:	:	:	:
3840	0.9375 s	60.000 s	3840 s	3840 min	3840 h
:	:	:	:	:	:
4096	1.0000 s	64.000 s	4096 s	4096 min	4096 h
:	:	:	:	:	:
65535	15.9998 s	1023.984 s	65535 s	65535 min	65535 h

#### 14.2.5. Diagram of fixed-cycle timer interrupt function





- (1) A time update interrupt event occurs when the internal clock's value matches either the second update time or the minute update time. The USEL bit's specification determines whether it is the second update time or the minute update time that must be matched.
- (2) When a time update interrupt event occurs, the UF bit value becomes "1".
- (3) When the UF bit value is "1" its value is retained until it is cleared to zero.
- (4) When a time update interrupt occurs, /IRQ pin output is low if UIE = "1".  
\* If UIE = "0" when a timer update interrupt occurs, the /IRQ pin status remains Hi-Z.
- (5) Each time an event occurs, /IRQ pin output is low only up to the tRTN time (which is fixed as min 7.57 ms for time update interrupts) after which it is automatically cleared to Hi-Z.  
\* /IRQ pin output goes low again when the next interrupt event occurs.
- (6) As long as /IRQ = low, the /IRQ pin status does not change, even if the UF bit value changes from "1" to "0".
- (7) When /IRQ = low, the /IRQ pin status changes from low to Hi-Z as soon as the UIE bit value changes from "1" to "0".

### 14.3. Alarm Interrupt Function

The alarm interrupt function generates interrupt events for alarm settings such as date, day, hour, and minute settings.

When an interrupt event occurs, the AF bit value is set to "1" and the /IRQ pin goes to low level to indicate that an event has occurred. AF bit and /IRQ output show a maximum delay of 1.46ms from the alarm event.

\* /IRQ="L" output when occurs alarm interruption event is not cancelled automatically unless giving intentional cancellation and /IRQ="L" is maintained.

#### 14.3.1. Related registers for Alarm interrupt functions.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
17	MIN Alarm	<b>AE</b>	40	20	10	8	4	2	1
18	HOUR Alarm	<b>AE</b>	•	20	10	8	4	2	1
19	WEEK Alarm	<b>AE</b>	6	5	4	3	2	1	0
	DAY Alarm		•	20	10	8	4	2	1
1C	Extension Register	FSEL1	FSEL0	USEL	TE	<b>WADA</b>	TSEL2	TSEL1	TSEL0
1D	Flag Register	VBLF	○	UF	TF	<b>AF</b>	RSF	VLF	VBFF
1E	Control Register0	<b>TEST</b>	STOP	UIE	TIE	<b>AIE</b>	TSTP	TBKON	TBKE

- \* Before entering settings for operations, we recommend writing a "0" to the AIE bit to prevent hardware interrupts from occurring inadvertently while entering settings.
- \* When the STOP bit value is "1" alarm interrupt events do not occur.
- \* When the alarm interrupt function is not being used, the Alarm registers (Reg – 17h to 19h) can be used as a RAM register. In such cases, be sure to write "0" to the AIE bit.
- \* When the AIE bit value is "1" and the Alarm registers (Reg – 17h to 19h) is being used as a RAM register, /IRQ may be changed to low level unintentionally.

#### 1) Alarm registers

The minute, hour, day and date when an alarm interrupt event will occur is set using this register and the WADA bit.

In the WEEK alarm /Day alarm register (Reg – 19h), the setting selected via the WADA bit determines whether WEEK alarm data or DAY alarm data will be set. If WEEK has been selected via the WADA bit, multiple days can be set (such as Monday, Wednesday, Friday, Saturday).

When the settings made in the alarm registers and the WADA bit match the current time, the AF bit value is changed to "1". At that time, if the AIE bit value has already been set to "1", the /IRQ pin goes low.

Note: AE-bit is low active, so in order to enable 1 interrupt every hour once the actual minutes match the alarm setting, it is necessary to set the AE of register 17h to 0 and the AE of 18h and 19h to 1.

In order to generate an alarm interrupt only once a week, all 3 AE-bits have to be set "0"

\*1) The alarm function is not a HW feature but software function inside the RTC!

\*2) In case "AE" bit of register 19h is set to "1", the day will be ignored and an interrupt occurs ones the actual time matches the minutes and/or hour setting of the alarm register.

(Example) Write 80h (AE = "1") to the WEEK Alarm /DAY Alarm register (Reg - 19h):

Only the hour and minute settings are used as alarm comparison targets. The week and date settings are not used as alarm comparison targets.

As a result, alarm occurs if only the hour and minute values match the alarm data.

\*3) If all three AE bit values are "1" the week/date and time settings are ignored and an alarm interrupt event will occur once per minute.

#### 2) WADA bit ( Week Alarm / Day Alarm Select )

The alarm interrupt function uses either "Day" or "Week" as its target. The WADA bit is used to specify either WEEK or DAY as the target for alarm interrupt events.

WADA	Data	Description
Write	0	Sets WEEK as target of alarm function
	1	Sets DAY as target of alarm function

## 3) AF bit ( Alarm Flag )

When this flag bit value is already set to "0", occurrence of an alarm interrupt event changes it to "1". When this flag bit value is "1", its value is retained until a "0" is written to it.

AF	Data	Description
Write	0	Clearing this bit to zero enables /IRQ low output to be canceled (/IRQ remains Hi-z) when an alarm interrupt event has occurred.
	1	Invalid (writing a 1 will be ignored)!
Read	0	-
	1	Alarm interrupt events are detected. (Result is retained until this bit is cleared to zero.)

## 4) AIE bit ( Alarm Interrupt Enable )

This bit is used to control output of interrupt signals from the /IRQ pin when an Alarm interrupt event has occurred.

AIE	Data	Description
Write	0	1) When an alarm interrupt event occurs, an interrupt signal is not generated or is canceled (/IRQ status remains Hi-z). 2) When an alarm interrupt event occurs, the interrupt signal is canceled (/IRQ status changes from low to Hi-z).
	1	When an alarm interrupt event occurs, an interrupt signal is generated (/IRQ status changes from Hi-z to low).

\*The AIE bit is only output control of the /IRQ terminal. It is necessary to clear an AF flag to cancel alarm.

## 14.3.2. Examples of alarm settings

## 1) Example of alarm settings when "Week" has been specified (and WADA bit = "0")

Week is specified WADA bit = "0"	Week Alarm									HOUR Alarm	MIN Alarm
	bit 7 AE	bit 6 S	bit 5 F	bit 4 T	bit 3 W	bit 2 T	bit 1 M	bit 0 S			
Monday through Friday, at 7:00 AM * Minute value is ignored	0	0	1	1	1	1	1	0	07 h	AE bit = 1	
Every Saturday and Sunday, for 30 minutes each hour * Hour value is ignored	0	1	0	0	0	0	0	1	AE bit = 1	30 h	
Every day, at 6:59 AM	0	1	1	1	1	1	1	1	18 h	59 h	
	1	X	X	X	X	X	X	X			



X: Don't care

## 2) Example of alarm settings when "Day" has been specified (and WADA bit = "1")

Day is specified WADA bit = "1"	Day Alarm									HOUR Alarm	IN Alarm
	bit 7 AE	bit 6 •	bit 5 20	bit 4 10	bit 3 08	bit 2 04	bit 1 02	bit 0 01			
First of each month, at 7:00 AM * Minute value is ignored	0	0	0	0	0	0	0	1	07 h	AE bit = 1	
15 <sup>th</sup> of each month, for 30 minutes each hour * Hour value is ignored	0	0	0	1	0	1	0	1	AE bit = 1	30 h	
Every day, at 6:59 PM	1	X	X	X	X	X	X	X	18 h	59 h	
	1	X	X	X	X	X	X	X			

X: Don't care

## 14.3.3. Diagram of alarm interrupt function



#### 14.4. Time Update Interrupt Function

The time update interrupt function generates interrupt in one-second or one-minute intervals which are synchronized to the update of the second or minute time register of the RTC. When an interrupt event is generated, This /IRQ status is automatically cleared (/IRQ status changes from low level to Hi-z earliest 7.57ms (maximum 15.63ms) after the interrupt occurs).

##### 14.4.1. Related registers for time update interrupt functions.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1C	Extension Register	FSEL1	FSEL0	<b>USEL</b>	TE	WADA	TSEL2	TSEL1	TSEL0
1D	Flag Register	VBLF	○	<b>UF</b>	TF	AF	RSF	VLF	VBFF
1E	Control Register0	<b>TEST</b>	STOP	<b>UIE</b>	TIE	AIE	TSTP	TBKON	TBKE

- \* Before entering settings for operations, we recommend writing a "0" to the UIE bit to prevent hardware interrupts from occurring inadvertently while entering settings.
- \* When the STOP bit value is "1" time update interrupt events do not occur.
- \* Although the time update interrupt function cannot be fully stopped, if "0" is written to the UIE bit, the time update interrupt function can be prevented from changing the /IRQ pin status to low.

##### 1) USEL bit ( Update Interrupt Select )

This bit is used to select "second" update or "minute" update as the timing for generation of time update interrupt events.

USEL	Data	Description
Write	0	Selects "second update" (once per second) as the timing for generation of interrupt events
	1	Selects "minute update" (once per minute) as the timing for generation of interrupt events

##### 2) UF bit ( Update Flag )

This flag bit value changes from "0" to "1" when a time update interrupt event occurs.



UF	Data	Description
Write	0	Clearing this bit to zero enables /IRQ low output to be canceled (/IRQ remains Hi-z) when an time update interrupt event has occurred.
	1	Invalid (writing a 1 will be ignored)
Read	0	–
	1	Time update interrupt events are detected. (The result is retained until this bit is cleared to zero.)

##### 3) UIE bit ( Update Interrupt Enable )

This bit selects whether to generate an interrupt signal or to not generate it.

UIE	Data	Description
Write / Read	0	1) Does not generate an interrupt signal when a time update interrupt event occurs (/IRQ remains Hi-Z) 2) Cancels interrupt signal triggered by time update interrupt event (/IRQ changes from low to Hi-Z). * Even when the UIE bit value is "0" another interrupt event may change the /IRQ status to low (or may hold /IRQ = "L").
	1	When a time update interrupt event occurs, an interrupt signal is generated (/IRQ status changes from Hi-Z to low). * When a time update interrupt event occurs, low-level output from the /IRQ pin occurs only when the UIE bit value is "1". Earliest 7.57 ms after the interrupt occurs, the /IRQ status is automatically cleared (/IRQ status changes from low to Hi-Z).

## 14.4.2. Time update interrupt function diagram



## 14.5. Frequency stop detection function

This flag bit indicates the retained status of clock operations or internal data. Its value changes from "0" to "1" when data loss might have occurred due to supply voltage drop. Once this flag bit's value is "1", its value is retained until a "0" is written to it.

During the initial power-on (from 0 V) and if the value of the VLF bit is "1" when the VLF bit is read, be sure to initialize all registers before using them.

### 14.5.1. Related registers for Frequency stop detection function and Voltage low detection function.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1D	Flag Register	VBLF	○	UF	TF	AF	RSF	<b>VLF</b>	VBFF

#### 1) VLF bit

VLF	Data	Description
Write	0	The VLF is cleared to 0, and waiting for next low voltage detection.
	1	Invalid (writing a 1 will be ignored)!
Read	0	RTC register data are valid.
	1	RTC register data are invalid. Should be initialized of all register data. VLF is maintained till it is cleared by zero.

## 14.6. FOUT function [clock output function]

The clock signal can be output via the FOUT pin. Output is stopped upon detection of the voltage drop below VDET1In this case pin output becomes Hi-z.

### 14.6.1. FOUT control register.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1C	Extension Register	<b>FSEL1</b>	<b>FSEL0</b>	USEL	TE	WADA	TSEL2	TSEL1	TSEL0

### 14.6.2. FOUT function table.

#### 2) FSEL1,FSEL0 bit

FSEL1	FSEL0	output
0	0	32768 Hz Output
0	1	1024 Hz Output
1	0	1 Hz Output
1	1	OFF

X: don't care

\* At the time of the initial power-on, "0" is set to FSEL1, FSEL0.

Note: The effect of STOP bit to FOUT functions.

When STOP = "1", 32768Hz and 1024Hz output is possible.  
But 1Hz output is disabled.

## 14.7. Battery backup switchover function

### 14.7.1. Description of Battery backup switchover function

It consists of the power-source detector "VDET" which detect the power down of the main power source "VDD", and built-in three MOS switches located between the main power-source pin "VDD" and the backup power supply pin "VBAT".

By switching three MOS switches according to the result of the supply-voltage detection of VDET2, the RTCs power supply is changed from VDD to VBAT (at the same time the RTC switches from normal to backup operation).

Thanks to the 3 MOS-switches, this power switching is performed without a reverse-current (from VBAT->VDD).

At the time VDD drops below VDET1 voltage (there are 2 options for VDET1, VDET11 and VDET12, which can be selected with RSVSEL-bit), the I/F-pins and FOUT-pin are deactivated (depending on register settings) and a Reset-signal is output on the /RST-pin allowing to reset i.e. MCUs to avoid malfunction due to low supply voltage. Until VDD drops below VDET2-voltage, the RTC will remain in normal operation mode and keep charging VBAT (depending on related register settings and conditions). Only if VDD drops below VDET2, the RTC will switch the power supply from VDD to VBAT.

## 14.7.2. Related register of Battery backup switchover function

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1D	Flag Register	<b>VBLF</b>	o	UF	TF	AF	RSF	VLF	<b>VBFF</b>
1F	Control Register1	<b>SMP</b> <b>TSEL1</b>	<b>SMP</b> <b>TSEL0</b>	<b>CHG</b> <b>EN</b>	<b>INIEN</b>	o	RS VSEL	<b>BF</b> <b>VSEL1</b>	<b>BF</b> <b>VSEL0</b>

## 1) CHGEN bit

Charge ON/OFF control of backup battery.

CHGEN	Data	Description
Write / Read	0	MOS-Switches are OFF (default setting). Don't charge backup battery
	1	MOS-Switches are automatically controlled.

If INIEN-bit is set to "1", the RTC will automatically switch the power source, independent of the setting in CHGEN-bit.

## 2) INIEN bit

Control of MOS-Switch starts by setting "1" to this bit (at least once) and control of CHGEN is enabled. Setting the INIEN-bit controls if the I/F-pins are kept active or are deactivated in the case the supply voltage on VDD drops below -VDET1.

In order to enable control of the I / F, once it is necessary to set the INIEN bit to "1".


INIEN	Data	Description
Write / Read	0	If INIEN = 0 all time, CHGEN is ignored. In case INIEN was "1" once and even being set to "0" afterwards, CHGEN-bit remains valid and active
	1	CHGEN-bit is active and I/F is stopped upon detection of the voltage drop. Floating of a pin is permitted. Recommended setting.

## 3) State of MOS-Switch

## A list of states

Scenarios	SW2	SW1	Description
A supply voltage is connected to VBAT earlier than connected to VDD.	OFF	OFF	The operation does not start until a supply voltage is applied to VDD.
Initial power-ON by connecting supply voltage to VDD.	OFF	ON	Backup power supply connected to VBAT is not charged until registers are set accordingly.
Primary cell (non rechargeable battery) connected to VBAT. .INIEN bit = 1, CHGEN =0	OFF	ON	VDD operation
	ON	OFF	VDD=OFF; backup operation from VBAT
A capacitor or a secondary battery (chargeable) is connected to VBAT. INIEN bit = 1, CHGEN =1	ON	ON	VDD operation and during battery charging.
	OFF	ON	VDD operation and battery is charged fully. (Mode only enter if full charge detection is ON)
	ON	OFF	VDD=OFF; backup operation from VBAT
A secondary battery (chargeable) is connected to VBAT, and the full charge detection is OFF. INIEN bit = 1, CHGEN =1	ON	ON	VDD operation and battery is always charged.
	ON	OFF	VDD=OFF, backup operation from VBAT

## Block diagram of the power supply switchover circuit



## 4) SMPTSEL1, SMPTSEL0 bit

VDD voltage drop detection (VDET2) constantly monitors the main supply voltage applied to VDD-pin and in case VDD drops below -VDET2 voltage, the power supply is switched from VDD to VBAT. For the monitoring of the VDD voltage, it is necessary to switch the MOS-switch SW1 (SW1 is located between the VDD-VOUT) off for the measurement time (to avoid measuring the voltage on VOUT-pin or supplied from VBAT).

Adjusting these bits allows to adopt the effective VDD Monitoring time to the discharge behavior on VDD and thus allow to make sure to grasp voltage drops safely.

Since VDET2 voltage detection is performed continuously and not only during the time SW1 is off, it is possible to detect VDD voltage drops under certain conditions at any time and not only when SW1 is off. To safely detect the VDD voltage drop, SW1 however has to be opened and SMPTSEL-registers need to be set carefully.

These registers do as well control the detection timing for the full charge detection (VDET3) and Low-VBAT detection (VDET4), which will control SW2.

Voltage detection (VDET1, VDET2, VDET3 and VDET4) times in different operation stages:

Power supply operation mode	VDD operation (Backup battery is charging)	VDD operation (Backup battery is fully charged)	VDD operation (After return from backup $V_{DET1} > V_{DD} > V_{DET2}$ )	SMPTSEL1,0
				00b (default)
* SW1 Off time.	00b (default)	2ms	2ms	2ms
	01b	16ms	16ms	2ms
	10b	128ms	128ms	2ms
	11b	256ms	256ms	2ms

\* Time values in above list are only for reference.

Operation stages of voltage detection:

Power supply operation mode	VDD operation (Backup battery is charging)	VDD operation (Backup battery is fully charged)	VDD operation (After return from backup $V_{DET1} > V_{DD} > V_{DET2}$ )	VBAT operation (Backup mode)
Reset & I/F stop threshold detection $V_{DET1}$	Constantly ON	Constantly ON	Constantly ON	Constantly OFF
Power switching detection $V_{DET2}$	Constantly ON	Constantly ON	Constantly ON	Once/31.25ms
Full charge detection $V_{DET3}$	Once/1.0s	Once/1.0s	Once/1.0s	Constantly OFF
Low-VBAT detection $V_{DET4}$	Once/1.0s	Once/1.0s	Once/1.0s	Constantly OFF

\* In VDD operation the MOS-switch 1 has to be opened (Off) to detect the VDD voltage supply. Above mentioned times for VDD monitoring correspond to this MOS-switch Off (opening) times.

## 5) BFVSEL1, BFVSEL0 bit

Setting the full charge detection threshold voltage to stop charging of the backup battery.

BFVSEL1	BFVSEL0	Description
0	0	3.02 V (default)
0	1	3.08 V
1	0	2.92 V
1	1	OFF (Don't stop charge)

The full-charge detection (VDET3) and over-discharge detection (VDET4) control SW2.

## 6) VBFF bit


VBFF	Data	Description
Read	0	-
	1	Full charge of VBAT detected (voltage level defined by BFVSEL-bit is reached)



This flag shows a charge state.

## 7) VBLF bit


VBLF	Data	Description
Write	0	Cleared to zero to prepare for the next status detection.
	1	Invalid (writing a 1 will be ignored)!
Read	0	-
	1	Low-VBAT has been detected (VDET4)

## 14.7.3. Power supply control outline



**Main power supply (VDD) voltage and operation state****2) In case of a voltage rise**

\*1 When full charge detection was deactivated (VDET3) by register setting, VBAT is only charged if  $VDD > VBAT$



#### 14.8. Reset output function

This RTC has a built-in Reset-Controller, which outputs a Reset-signal on the /RST-pin to control external HW like MCUs in case of a drop in supply voltage. When the VDD voltage drops below VDET1 (register selectable VDET11 or VDET12), a /RST-signal is output. Once VDD raises beyond VDET1 voltage again, the /RST-signal is released. In case INIEN bit is set to "1", I/F and FOUT are stopped when VDD drops below VDET1.

##### 14.8.1. Related register of reset output function

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1D	Flag Register	VBLF	o	UF	TF	AF	<b>RSF</b>	VLF	VBFF
1F	Control Register1	SMP TSEL1	SMP TSEL0	CHG EN	INIEN	o	<b>RS VSEL</b>	BF VSEL1	BF VSEL0

##### 1) RSVSEL-bit

Setting of VDET1 voltage level. In case VDD drops below this level, the /RST-signal is output and the I/F and FOUT output are stopped (depending on INIEN-bit setting).

RSVSEL	Data	Description
Write / Read	0	$-V_{DET11}$ (2.75V) (default)
	1	$-V_{DET12}$ (2.7V)

##### 2) RSF-bit

This bit holds the result of detecting the reset voltage.

RSF	Data	Description
Write	0	The RSF is cleared to 0, and waiting for next low voltage detection.
	1	Invalid (writing a 1 will be ignored)
Read	0	-
	1	A voltage drop below $-V_{DET1}$ was detected.

## 14.9. Detection voltage setting

Overview of detection voltage levels

	Item	Symbol	Detect voltage(Typ)	setting
VDET1	Reset /Reset-release voltage	+VDET11 / -VDET11	2.8V / 2.75V	RSVSEL "0" (default)
		+VDET12 / -VDET12	2.7V / 2.65V	RSVSEL "1"
VDET2	Backup switchover/recover voltage	+VDET2 / -VDET2	1.35V / 1.30V	
VDET3	Full charge detection voltage	+VDET31 / -VDET31	3.02V / 2.97V	BFVSEL "00b"(default)
		+VDET30 / -VDET30	2.92V / 2.87V	BFVSEL "01b"
		+VDET32 / -VDET32	3.08V / 3.03V	BFVSEL "10b"
VDET4	VBAT low-voltage detection voltage	-VDET4	2.4V	

## 14.10. Digital offset function

With this function it is possible to increase or decrease the speed of the time counting and thus put an positive or negative offset to the clock precision. The adjustment range for this offset correction is  $+192.3 \times 10^{-6}$  to  $-195.3 \times 10^{-6}$  in steps of  $3.05 \times 10^{-6}$ .

### 14.10.1. Digital offset register

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0	Digital offset	DTE	L7	L6	L5	L4	L3	L2	L1

- DTE="1" enables the digital offset function.

When the digital offset function is enabled, the digital offset register digitally offsets the sub-second clocks according to the values set in the digital offset register. This correction of the second time register occurs every 10 seconds and the level of correction depends on the offset required. When outputting a 32.768kHz signal on FOUT-pin, this function has no influence, since the oscillation frequency of the built-in crystal does not change by using this function. In case of outputting a 1Hz or 1024Hz signal on FOUT, the offset correction will cause a certain jitter on the clock signal.

Alarm function as well as the Fixed Cycle Timer function (if source clock lower than 4kHz is selected) are affected by this function.

- In order to disable the digital offset function, set to DTE = "0". In this case the L1 to L7 are ignored.

- Below table shows the relationship of the L7~L1 bit and the digital offset value

When the L7 bit = "0", the offset is positive (clock runs faster), when the L7 bit = "1", the offset is negative (the clock runs slower).

Digital offset bits							Offset value ( $\times 10^{-6}$ )
L7	L6	L5	L4	L3	L2	L1	
0	1	1	1	1	1	1	+192.26
0	1	1	1	1	1	0	+189.21
•							•
•							•
0	0	0	0	0	1	0	+6.10
0	0	0	0	0	0	1	+3.05
0	0	0	0	0	0	0	$\pm 0.00$
1	1	1	1	1	1	1	-3.05
1	1	1	1	1	1	0	-6.10
•							•
•							•
1	0	0	0	0	0	1	-192.26
1	0	0	0	0	0	0	-195.31

The offset value are calculated on basis of a shift of the built-in crystal frequency.

- How to calculate the offset value

1 ) When the offset value is positive:

$L[7 \sim 1] = [\text{Offset Value}] / 3.05$  However, decimals are discarded.

Example calculation: When the offset value is  $+192 \times 10^{-6}$

$$L[7 \sim 1] = 192.26 / 3.05 = 63 \text{ (dec)} \\ = 0111111 \text{ (bin) is set.}$$

2 ) When the offset value is negative:

$L[7 \sim 1] = 128 - [\text{Offset Value}] / 3.05$  However, decimals are discarded.

Example calculation: When the offset value is  $-158 \times 10^{-6}$

$$L[7 \sim 1] = 128 - (158 / 3.05) = 76 \text{ (dec)} \\ = 1001100 \text{ (bin) is set.}$$

3 ) When calculate from accuracy of a clock

To adjust 30 seconds in 30 days:

Example calculation:  $30\text{sec.} / 2592000\text{s (30days)} = 11.57 \times 10^{-6}$

Positive offset

$$L[7 \sim 1] = 11.57 / 3.05 = 4 \text{ (dec)} \text{ However, decimals are discarded.} \\ = 0000100 \text{ (bin) is set.}$$

Negative offset

$$L[7 \sim 1] = 128 - (11.57 / 3.05) = 124 \text{ (dec)} \text{ However, decimals are discarded.} \\ = 1111100 \text{ (bin) is set.}$$

#### 14.10.2. Effect of the digital offset function to other functions

Because this function adjusts an internal sub-second clock, this function affects the a Fixed-cycle timer interrupt function and FOUT function

1) FOUT function

- 1Hz setting: Once in 10 seconds, the 1Hz period fluctuates.
- 1024Hz setting: Once in 10 seconds, the 1024Hz period fluctuates.

\*There are cases where there is no fluctuation, depending on the offset correction value..

- 32.768kHz Not affected.


2) Fixed-cycle timer interrupt function

- 64Hz or 1Hz source clock setting: Once in 10 seconds, the period fluctuates.  
When the timer intervals are long, the fluctuations appear small.
- 4kHz source clock setting: Not affected.


#### 14.11. Flow-chart

The following flow-chart is one example, but it is not necessarily applicable for every use-case and not necessarily the most effective process for individual applications.


##### 1) Processing example at the time of power-on, after internal oscillation stabilized (VLF stays "0")




## 2) Example of Initialization routine




## 3) The setting of the clock and calendar




#### 4) The reading of the clock and calendar



## 5) Setting example of the fixed-cycle timer interrupt function



## 6) Setting example of the Alarm interrupt function



## 14.12. Reading/Writing Data via the I<sup>2</sup>C Bus Interface

### 14.12.1. Overview of I<sup>2</sup>C-BUS

The I<sup>2</sup>C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data transfer signals, acknowledge signals, and so on.


Both the SCL and SDA signals are held at high level whenever communications are not being performed.

The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level.

### 14.12.2. Data transfers

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition. (However, the transfer time must be no longer than 0.95 seconds.)

### 14.12.3. Starting and stopping I<sup>2</sup>C bus communications



#### 1) START condition, repeated START condition, and STOP condition

##### (1) START condition

- The SDA level changes from high to low while SCL is at high level.

##### (2) STOP condition

- This condition regulates how communications on the I<sup>2</sup>C -BUS are terminated. The SDA level changes from low to high while SCL is at high level.


##### (3) Repeated START condition (RESTART condition)

- In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.
- When accessing this device, all communication from transmitting the start condition to transmitting the stop condition after access should be completed within 0.95 seconds. If communication requires 0.95 seconds or longer, the I<sup>2</sup>C bus interface is reset by the internal bus timeout function.

### 14.12.4. Slave address

The I<sup>2</sup>C-BUS devices do not have any chip select or chip enable pins. All I<sup>2</sup>C-BUS devices are memorized with a fixed unique number in it. The chip selection on the I<sup>2</sup>C-BUS is executed, when the interface starts, the master device send the required slave address to all devices on the I<sup>2</sup>C-BUS. The receiving device only reacts for interfacing, when the required slave address is agreed with its own slave address.


During in actual data transmission, the transmitted data contains the slave address and the data with R/W (read/write) bit.



#### 14.12.5. System configuration

All ports connected to the I<sup>2</sup>C bus must be either open drain or open collector ports in order to enable AND connections to multiple devices.

SCL and SDA are both connected to the V<sub>IO</sub> line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).



Any device that controls the data transmission and data reception is defined as a "Master".  
and any device that is controlled by a master device is defined as a "Slave".

The device transmitting data is defined as a "Transmitter" and the device receiving data is defined as a receiver"

In the case of this RTC module, controllers such as a CPU are defined as master devices and the RTC module is defined as a slave device. When a device is used for both transmitting and receiving data, it is defined as either a transmitter or receiver depending on these conditions.

#### 14.12.6. I<sup>2</sup>C bus protocol


In the following sequence descriptions, it is assumed that the CPU is the master and the RX8130 is the slave.

##### 1) Address specification write sequence

Since the RX8130 includes an address auto increment function, once the initial address has been specified, the RX8130 increments (by one byte) the receive address each time data is transferred.

Address circulation of auto increment function.	10[h] ->1F[h] -> 10[h]
	20[h] ->2F[h] -> 20[h]
	30[h] ->3F[h] -> 30[h]


- (1) CPU transfers start condition [S].
- (2) CPU transmits the RX8130's slave address with the R/W bit set to write mode.
- (3) Check for ACK signal from RX8130.
- (4) CPU transmits write address to RX8130.
- (5) Check for ACK signal from RX8130.
- (6) CPU transfers write data to the address specified at (4) above.
- (7) Check for ACK signal from RX8130.
- (8) Repeat (6) and (7) if necessary. Addresses are automatically incremented.
- (9) CPU transfers stop condition [P].



##### 2) Address specification read sequence

After using write mode to write the address to be read, set read mode to read the actual data.


- (1) CPU transfers start condition [S].
- (2) CPU transmits the RX8130's slave address with the R/W bit set to write mode.
- (3) Check for ACK signal from RX8130.
- (4) CPU transfers address for reading from RX8130.
- (5) Check for ACK signal from RX8130.
- (6) CPU transfers RESTART condition [Sr] (in which case, CPU does not transfer a STOP condition [P]).
- (7) CPU transfers RX8130's slave address with the R/W bit set to read mode.
- (8) Check for ACK signal from RX8130 (from this point on, the CPU is the receiver and the RX8130 is the transmitter).
- (9) Data from address specified at (4) above is output by the RX8130.
- (10) CPU transfers ACK signal to RX8130.
- (11) Repeat (9) and (10) if necessary. Read addresses are automatically incremented.
- (12) CPU transfers ACK signal for "1".
- (13) CPU transfers stop condition [P].



##### 3) Read sequence when address is not specified

Once read mode has been initially set, data can be read immediately. In such cases, the address for each read operation is the previously accessed address + 1.

- (1) CPU transfers start condition [S].
- (2) CPU transmits the RX8130's slave address with the R/W bit set to read mode.
- (3) Check for ACK signal from RX8130 (from this point on, the CPU is the receiver and the RX8130 is the transmitter).
- (4) Data is output from the RX8130 to the address following the end of the previously accessed address.
- (5) CPU transfers ACK signal to RX8130.
- (6) Repeat (4) and (5) if necessary. Read addresses are automatically incremented in the RX8130.
- (7) CPU transfers ACK signal for "1".
- (8) CPU transfers stop condition [P].



# Application Manual

## AMERICA

Epson Electronics America, Inc.

Headquarter	214 Devcon Drive, San Jose, CA 95112, U.S.A. Phone: (1)800-228-3964 FAX : (1)408-922-0238 <a href="http://www.eea.epson.com">www.eea.epson.com</a>
Chicago Office	1827 Walden Office Square. Suite 520 Schaumburg, IL 60173, U.S.A. Phone: (1)847-925-8350 Fax: (1)847 925-8965
El Segundo Office	1960 E. Grand Ave., 2nd Floor, El Segundo, CA 90245, U.S.A. Phone: (1)800-249-7730 (Toll free) : (1)310-955-5300 (Main) Fax: (1)310-955-5400

## EUROPE

Epson Europe Electronics GmbH

Headquarter	Riesstrasse 15, 80992 Munich, Germany Phone: (49)-(0)89-14005-0 Fax: (49)-(0)89-14005-110 <a href="http://www.epson-electronics.de">www.epson-electronics.de</a>
-------------	--

## ASIA

Epson (China) Co., Ltd.

Headquarter	4F, Tower 1 of China Central Place, 81 Jianguo Street, Chaoyang District, Beijing, 100025 China Phone: (86) 10-8522-1199 Fax: (86) 10-8522-1125 <a href="http://www.epson.com.cn/ed/">www.epson.com.cn/ed/</a>
Shanghai Branch	High-Tech Building,900 Yishan Road Shanghai 200233,China Phone: (86) 21-5423-5577 Fax: (86) 21-5423-4677
Shenzhen Branch	Room 804-805, 8F, Tower 2, Ali Center, No.3331 Keyuan South Road, Shenzhen Bay, Nanshan District, Shenzhen, 518054 China Phone: (86) 755-3299-0588 Fax: (86) 755-3299-0560

Epson Hong Kong Ltd.

	Unit 715-723 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong Phone: (86) 755-2699-3828 (Shenzhen Branch) Fax: (86) 755-2699-3838 (Shenzhen Branch) <a href="http://www.epson.com.hk">www.epson.com.hk</a>
--	--

Epson Taiwan Technology & Trading Ltd.

	14F, No.7, Song Ren Road, Taipei 110 Phone: (886) 2-8786-6688 Fax: (886)2-8786-6660 <a href="http://www.epson.com.tw/ElectronicComponent">www.epson.com.tw/ElectronicComponent</a>
--	--

Epson Singapore Pte. Ltd.

	No 1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633. Phone: (65)- 6586-5500 Fax: (65) 6271-3182 <a href="http://www.epson.com.sg/epson_singapore/electronic_devices/electronic_devices.page">www.epson.com.sg/epson_singapore/electronic_devices/electronic_devices.page</a>
--	---

Seiko Epson Corporation Korea Office

	19F (63Bldg.,Yoido-dong) 50, 63-ro, Yeongdeungpo-gu, Seoul, 07345, Korea Phone: (82) 2-784-6027 Fax: (82) 2-767-3677 <a href="http://www.epson-device.co.kr">www.epson-device.co.kr</a>
--	---

SEIKO EPSON CORPORATION

Distributor

Electronic devices information on WWW server

[www5.epsondevice.com/en/](http://www5.epsondevice.com/en/)